A new technical paper titled “Hermes: Accelerating Long-Latency Load Requests via Perceptron-Based Off-Chip Load Prediction” was published by researchers at ETH Zurich, Intel Processor Architecture ...

It should come as no surprise that Moore's Law of regularly doubling chip capacity is having an impact on automatic test equipment (ATE) for ICs. ATE, of course, applies patterns of signals and checks ...