Wafer inspection has become a critical part of the semiconductor manufacturing process. Inspections performed after wafer test can analyze the marks left by probe cards to ensure that the test process ...
In a heterogeneous integrated system, the impact of composite yield fallout due to a single chiplet is creating new performance imperatives for wafer test in terms of test complexity and coverage.
In this interview, Dr. Chady Stephan, PhD, the Applied Markets Leader at PerkinElmer, talks to AZoM about the current trends shaping semiconductor wafer manufacturing. A semiconductor is a material ...
The move to multi-die packaging is driving chipmakers to develop more cost-effective ways to ensure only known-good die are integrated into packages, because the price of failure is significantly ...
Parallel piezo aligners with fly height sensors enable faster PIC wafer testing. SAN FRANCISCO, Jan. 21, 2026 /PRNewswire/ -- PI (Physik Instrumente) announced a new technology platform for ...
Motorola Inc.’s semiconductor products sector (SPS) today said it has developed and qualified the first wafer level burn-in and test (WLBT) process for flip-chip microprocessors. Motorola aims to ...
LIVERMORE, Calif., May 29, 2020 (GLOBE NEWSWIRE) -- FormFactor, Inc. (NASDAQ:FORM), a leading semiconductor test and measurement supplier, today announced the release of the SmartMatrix 3000XP probe ...
CEA-Leti and Fraunhofer IPMS have successfully completed the first exchange of ferroelectric memory wafers within the FAMES Pilot Line, marking a pivotal milestone in establishing a shared European ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results